

**Microprocessor and method for selectivity excution prefetched instruction**

**Patent number:** CN1414467  
**Publication date:** 2003-04-30  
**Inventor:** HENLE G GLAN (US); HUK RODE E (US)  
**Applicant:** INTELLIGENCE FIRST CORP (US)  
**Classification:**  
- international: G06F9/30; G06F12/00; G06F9/30; G06F12/00; (IPC1-7); G06F9/30; G06F93/05  
- european:  
**Application number:** CN20021042479 20020920  
**Priority number(s):** US20020175383 20020618

**Also published as:**  
 TW2274028 (B)

Report Page 1

Abstract not available for CN1414467

Abstract of correspondent: TW2274028

A microprocessor that selectively performs prefetch instructions based upon an indication of future processor bus activity and cache line status. The microprocessor includes a programmable threshold register for storing a threshold value. The threshold value is such that if the depth of bus requests queued in the bus interface unit of the microprocessor is greater than the threshold value, this condition indicates a high likelihood of a high level of bus activity in the near future, for example due to a workload change. If a prefetch instruction cache line address misses in the processor cache, then the line is not prefetched from external memory unless the line may be supplied from one level of internal cache to a lower level of internal cache. However, even in this case the line is not transferred internally if the line status is shared.

Data supplied from the esp@cenet database - Worldwide